

Refine Search

Search Results -

Terms	Documents
((("low pin count" or LPC) near5 memory) same ((firmware or BIOS) near5 memory))	28

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L1

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Thursday, December 29, 2005 [Printable Copy](#) [Create Case](#)**Set Name Query**

side by side

Hit Count Set Name

result set

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L1 ((("low pin count" or LPC) near5 memory) same ((firmware or BIOS) near5 memory))

28

L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L1 and L3	15

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L4

[Refine Search](#)[Recall Text](#)[Clear](#)[Interrupt](#)

Search History

DATE: Thursday, December 29, 2005 [Printable Copy](#) [Create Case](#)

[Set](#)[Name Query](#)[side by side](#)

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L4 L1 and L3

L3 710/305,33,74,1,315,316;709/228,230,250;711/149,100,145,211;713/1,100;704/7;365/63,189.08,230.05.ccls. 17

DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L2 L1

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L1 (("low pin count" or LPC) near5 memory) same ((firmware or BIOS) near5 memory)

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L1	0

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L2

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Thursday, December 29, 2005 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

Hit Count Set Name

result set

DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L2 L10 L2

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L1 ("low pin count" or LPC) near5 memory) same ((firmware or BIOS) near5 memory)28 L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
"1-bit" near5 "memory flag"	3

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L2

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Thursday, December 29, 2005 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

Hit Count Set Name

result set

*DB=PGPB,USPT,USOC; PLUR=YES; OP=OR*L2 "1-bit" near5 "memory flag" 3 L2L1 "1-bit memory flag" 0 L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
"1-bit" near5 "memory flag"	1

Database:

- US Pre-Grant Publication Full-Text Database
- US Patents Full-Text Database
- US OCR Full-Text Database
- EPO Abstracts Database
- JPO Abstracts Database
- Derwent World Patents Index
- IBM Technical Disclosure Bulletins

Search:

L3

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Thursday, December 29, 2005 [Printable Copy](#) [Create Case](#)

<u>Set Name</u> side by side	<u>Query</u>	<u>Hit Count</u>	<u>Set Name</u> result set
<i>DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L3</u>	"1-bit" near5 "memory flag"	1	<u>L3</u>
<i>DB=PGPB,USPT,USOC; PLUR=YES; OP=OR</i>			
<u>L2</u>	"1-bit" near5 "memory flag"	3	<u>L2</u>
<u>L1</u>	"1-bit memory flag"	0	<u>L1</u>

END OF SEARCH HISTORY

EAST - [Untitled1:1]

File View Edit Tools Window Help

Drafts

Pending

Active

L1: (161) ("low pin co

L2: (10) 11 same ((firm

Failed

Saved

Favorites

Tagged (0)

UDC

Queue

Trash

Search

List

Process

Queue

Clear

DBs

USPAT

Default operator:

OR

☒ Plurals

☒ Highlight all hit terms initially

BRS form

IS&R form

Image

Text

HTML

	Type	L #	Hits	Search Text	DBs	Time Stam	Comment	Error	Definit	Er
1	BRS	L1	161	((("low pin count" or LPC) near5 memory)	USPA T	2005/12/2 9 19:19				
2	BRS	L2	10	11 same ((firmware or BIOS) near5 memory)	USPA T	2005/12/2 9 19:19				

Start

EAST - [...]

EAST - [Untitled1:1]

File View Edit Tools Window Help

☐ Drafts
☐ Pending
☒ Active
 L1: (161) ("low pin co
 L2: (10) ll same ((firm
☐ Failed
☐ Saved
☐ Favorites
☐ Tagged (0)
☐ UDC
☐ Queue
☐ Trash

Search List Browse Queue Clear
 DBs USPAT Plurals
 Default operator: OR Highlight all hit terms initially

ll same ((firmware or BIOS) near5 memory)

☒ BRS form ☒ IS&P form ☒ Image ☒ Text ☒ HTML

	U	I	Document ID	Issue Dat	Pages	Title	Current OR	Current XR
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6952751	20051004	14	Method and apparatus	710/315	710/106
			B1			for extending legacy co		
2	<input type="checkbox"/>	<input type="checkbox"/>	US 6944064	20050913	8	Memory unit having	365/189.01	365/185.33
			B2			programmable device ID		
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6927991	20050809	9	Memory device	365/63	365/189.07
			B2			accessible with differe		
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6904484	20050607	7	Low pin count (LPC)	710/300	365/185.08
			B1			firmware hub recovery		
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6851014	20050201	13	Memory device having	711/103	711/145;
			B2			automatic protocol dete		713/2
6	<input type="checkbox"/>	<input type="checkbox"/>	US 6789169	20040907	11	Embedded DRAM cache	711/122	711/140;
			B2			memory and method havin		711/144;
7	<input type="checkbox"/>	<input type="checkbox"/>	US 6505263	20030107	21	Bus controller	710/100	710/107;
			B1			operating code in svste		710/305;
8	<input type="checkbox"/>	<input type="checkbox"/>	US 6477603	20021105	6	Multiple PCI adapters	710/301	361/785;
			B1			within single PCI slot		439/74
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6421765	20020716	9	Method and apparatus	711/145	711/100;
			B1			for selecting functiona		711/154;
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6381693	20020430	10	Arrangements having	713/1	713/2
			B2			firmware support for di		



Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)
[SEARCH](#)
[IEEE XPLORE GUIDE](#)
[SUPPORT](#)

Results for "((low pin count) or lpc<in>metadata) and (firmware or bios)"

Your search matched 7 of 1286976 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail printer friendly

* Search Options

[View Session History](#)
[New Search](#)

Modify Search

((low pin count) or lpc<in>metadata) and (firmware or bios)


☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract

* Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Select Article Information



1. Voice Coding and Tree Encoding Speech Compression Systems Based Upon Inverse Filter Matching

Matsuyama, Y.; Gray, R.;
Communications, IEEE Transactions on [legacy, pre - 1988]
Volume 30, Issue 4, Apr 1982 Page(s):711 - 720
[AbstractPlus](#) | Full Text: [PDF](#)(1056 KB) IEEE JNL.



2. Implementation of a Two-Channel LPC Vocoder

Byoung Shin; Hyeong Lee; Chong Un; Sang Lee; Kil Song;
Communications, IEEE Transactions on [legacy, pre - 1988]
Volume 31, Issue 7, Jul 1983 Page(s):907 - 916
[AbstractPlus](#) | Full Text: [PDF](#)(824 KB) IEEE JNL.



3. Implementation of a Multirate Speech Digitizer

Byung Lee; Chong Un; Hyeong Lee; Byoung Shin; Hwang Lee;
Communications, IEEE Transactions on [legacy, pre - 1988]
Volume 31, Issue 6, Jun 1983 Page(s):775 - 783
[AbstractPlus](#) | Full Text: [PDF](#)(928 KB) IEEE JNL.



4. The Impact of Mpack 2

Purcell, S.;
Signal Processing Magazine, IEEE
Volume 15, Issue 2, March 1998 Page(s):102 - 107
Digital Object Identifier 10.1109/79.664703
[AbstractPlus](#) | Full Text: [PDF](#)(612 KB) IEEE JNL.



5. A 2000-MOPS embedded RISC processor with a Rambus DRAM controller

Suzuki, K.; Daito, M.; Inoue, T.; Nadehara, K.; Nomura, M.; Mizuno, M.; Iima, T.; Sato, S.; Fukuda, T.; Arai, T.; Kuroda, I.; Yamashina, M.;
Solid-State Circuits, IEEE Journal of
Volume 34, Issue 7, July 1999 Page(s):1010 - 1021
Digital Object Identifier 10.1109/4.772417
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(512 KB) IEEE JNL.



6. IEEE standard for high-bandwidth memory interface based on Scalable Coherent Interface (SCI) signaling technology (RamLink)

IEEE Std 1596.4-1996
15 Sept. 1996
[AbstractPlus](#) | Full Text: [PDF](#)(968 KB) IEEE STD

7. IEEE standard for scalable coherent interface (SCI).
IEEE Std 1596-1992

2 August 1993 Page(s):i

[AbstractPlus](#) | Full Text: [PDF](#)(5684 KB) IEEE STD



Indexed by
 Inspec[®]

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2005 IEEE -- All Rights Reserved